

# Advanced Analog Integrated Circuits


## Matching

Bernhard E. Boser

University of California, Berkeley

[boser@eecs.berkeley.edu](mailto:boser@eecs.berkeley.edu)


Copyright © 2016 by Bernhard Boser



# Issue


---

- In SPICE, two transistors with equal dimensions and terminal voltages (and temperature) carry the same current
- In Si, the current are (slightly) mismatched
  - Why?
  - How much mismatch?
  - Fix?
  - Verification?



# Origins of Mismatch

---



# Wafer to Wafer Variations

## Wafer 1


- all NMOS fast
- all PMOS nominal
- all C nominal
- all R fast

## Wafer 2

- all NMOS slow
- all PMOS slow
- all C fast
- all R nominal

Parameter	Slow	Nominal	Fast
$V_{TH}$	0.5V	0.4V	0.3V
$\mu C_{ox}$ (NMOS)	200 $\mu A/V^2$	250 $\mu A/V^2$	300 $\mu A/V^2$
$\mu C_{ox}$ (PMOS)	100 $\mu A/V^2$	130 $\mu A/V^2$	160 $\mu A/V^2$
$C_{MIM}$	1.2 fF/ $\mu m^2$	1 fF/ $\mu m^2$	0.8 fF/ $\mu m^2$
$R_{poly}$	80 $\Omega/\square$	70 $\Omega/\square$	60 $\Omega/\square$
$R_{nwell}$	1.3 k $\Omega/\square$	1 k $\Omega/\square$	0.7 k $\Omega/\square$

- Verify performance for all combination (with simulator)
- Also low/high supply and temperature



# Advanced Analog Integrated Circuits


## Random Variations

Bernhard E. Boser

University of California, Berkeley

[boser@eecs.berkeley.edu](mailto:boser@eecs.berkeley.edu)


Copyright © 2016 by Bernhard Boser



# Random Variations

---


Ref: M. Pelgrom, "Matching properties of MOS transistors," IEEE JSSC, 10/1989, pp. 1433-9.




# Parameters for typical 180nm CMOS

---

Parameter	Value
$A_{v_t}$ (MOS)	5 mV- $\mu\text{m}$
$A_{\beta}$ (MOS)	1 %- $\mu\text{m}$
$A_{\Delta I_s/I_s}$ (BJT)	2 %- $\mu\text{m}$
$A_{\Delta\beta/\beta}$ (BJT)	4 %- $\mu\text{m}$
$A_{\Delta C/C}$ (MIM capacitor)	1 %- $\mu\text{m}$
$A_{\Delta R/R}$ (Poly resistor)	3 %- $\mu\text{m}$




# $A_{vt}$ for 180nm CMOS




Ref: M. Pelgrom et al, "A designer's view on mismatch," Chapter 13 in Nyquist A/D Converters, Sensors, and Robustness, Springer 2012, pp. 245-67.

- Good match between heuristic model and experimental data, except
  - minimum channel length (actual length is smaller than drawn)
  - very long channel device






# $A_{vt}$ versus Gate Oxide Thickness



- $A_{vt}$  increases  $\sim 1 \text{ mV} \times \mu\text{m}$  for every nm of gate insulator thickness
  - for well-engineered process
- But: circuits get smaller ...
- $A_{vt}$  scaling design: e.g.
  - Outlier for  $0.6 \mu\text{m}$  PMOS is result of compensating implant, leading to high variability
  - beyond  $0.6 \mu\text{m}$  node dedicated well implant is used

Ref: M. Pelgrom et al, "A designer's view on mismatch," Chapter 13 in Nyquist A/D Converters, Sensors, and Robustness, Springer 2012, pp. 245-67.



# Advanced Analog Integrated Circuits


## Yield

Bernhard E. Boser

University of California, Berkeley

[boser@eecs.berkeley.edu](mailto:boser@eecs.berkeley.edu)

Copyright © 2016 by Bernhard Boser




# Random Mismatch - Example


What is the mismatch between two MIM capacitors with  $W = L = 20\mu\text{m}$ ?

$$\sigma_{\Delta C/C} = \frac{A_{\Delta C/C}}{\sqrt{20\mu\text{m} \times 20\mu\text{m}}} = \frac{1\% \times \mu\text{m}}{20\mu\text{m}} = 0.05\%$$

→ 68.2% of all devices fabricated match to  $\pm 0.05\%$ .




[https://en.wikipedia.org/wiki/Standard\\_deviation](https://en.wikipedia.org/wiki/Standard_deviation)




# Yield

- Fraction of devices that meet specification

Interval	Yield	Fraction Bad
$1\sigma$	68.3%	1/3
$2\sigma$	95.4%	1/22
$3\sigma$	99.7%	1/370
$4\sigma$	99.99%	1/16,000
$5\sigma$	99.999%	1/1,700,000
$6\sigma$	99.999 999 8%	1/507,000,000



- Large customers tolerate less than 1ppm failures
  - $6\sigma$  design
  - Testing, binning
  - Capacitor example:  $1\sigma \rightarrow \pm 0.05\%$ ,  $6\sigma \rightarrow \pm 0.3\%$ ,




# Advanced Analog Integrated Circuits



## Mismatch in Mirrors and Differential Pairs

Bernhard E. Boser  
University of California, Berkeley  
[boser@eecs.berkeley.edu](mailto:boser@eecs.berkeley.edu)



Copyright © 2016 by Bernhard Boser



# Mismatch in Current Mirror



# Differential Pair



# Verification


---

## 1. PVT

- Process, voltage, temperature
- Perform verification for all combinations on design and extracted netlist


## 2. Random variations

- Monte-Carlo analysis





# Technology Trend



- slow/fast spread decreases
  - better process control
- random variations increase
  - smaller devices

$V_{TH}$  spread for 90nm NMOS and PMOS:

- random variations comparable to slow/fast spread

Ref: M. Pelgrom et al, "A designer's view on mismatch," Chapter 13 in Nyquist A/D Converters, Sensors, and Robustness, Springer 2012, pp. 245-67.

